# Exact Synthesis of Boolean Functions in Majority-of-five Forms 

Zhufei $\mathrm{Chu}^{*}$, Winston Haaswijk ${ }^{\dagger}$, Mathias Soeken ${ }^{\dagger}$, Yinshui Xia*, Lunyao Wang* and Giovanni De Micheli ${ }^{\dagger}$<br>*Faculty of Electrical Engineering \& Computer Science, Ningbo University, Ningbo, China<br>${ }^{\dagger}$ Integrated Systems Laboratory, EPFL, Lausanne, Switzerland<br>Email: chuzhufei@nbu.edu.cn


#### Abstract

Recent studies show that majority-based logic synthesis is beneficial for both traditional and nanotechnology digital designs. However, most of the existing synthesis algorithms for majority logic generate majority-of-three $\left(\mathrm{M}_{3}\right)$ networks. The optimization opportunity for majority logic by using an arbitrary number of odd inputs still requires a large research effort. In this paper, we present an exact synthesis approach for computing Boolean functions in majority-of-five ( $\mathbf{M}_{5}$ ) forms with a minimum number of operations using Boolean satisfiability. By exploiting the symmetry properties of majority operators, we make use of symbolic encoding method to represent the node functionality and to reduce the number of variables. Moreover, we represent the $M_{5}$ forms by $M_{5}$-inverter graphs ( $M_{5}$ IGs) for manipulation, which is an extension of majority-inverter graphs (MIGs). The experimental results on EPFL benchmark suites indicate the proposed method achieves $\mathbf{1 0 . 4 \%}$ improvement on size and $\mathbf{1 1 . 4 \%}$ on depth compared to the state-of-the-art exact synthesis method.


## I. Introduction

Logic synthesis plays an essential role within computeraided design (CAD) systems for digital circuits. New data structures and algorithms for logic synthesis are motivated by both the search for faster circuits in CMOS and the emergence of nanotechnologies (e.g., Quantum-dot Cellular Automata QCA [1]) where majority logic plays a key role. This led to a renewed interest on majority synthesis and optimization [2], [3], [4], [5], yielding competitive results in CMOS ASICs, Field Programmable Gate Arrays (FPGAs) besides emerging technologies.

Most of the existing synthesis algorithms for majority logic exploit majority-of-three $\left(\mathrm{M}_{3}\right)$ networks, that can be generalized to the majority of an arbitrary odd number $n$ of inputs. Although theoretical results were presented in [6], efficient optimization methods are still missing. Nevertheless, QCA implementations of adders show that majority-of-five $\left(\mathrm{M}_{5}\right)$-based designs has superior performance and area [7] as compared to $\mathrm{M}_{3}$-based designs.
In this paper, we synthesize Boolean functions in $\mathrm{M}_{5}$ forms using a new exact synthesis technique, i.e., with guaranteed minimality properties. First, we exploit the identities of $\mathrm{M}_{5}$ operators and show how to map them into the commonly-used $\mathrm{M}_{3}$, AND, and OR operations. Then, we extend the state-of-the-art exact synthesis algorithms to support $\mathrm{M}_{5}$ operations. In particular, the number of encoding variables (critical for effective optimization) is reduced by exploiting the symmetry properties of $\mathrm{M}_{5}$. We conduct experiments on 4 -variable Boolean functions by computing its optimal $\mathrm{M}_{5} \mathrm{IG}$ logic networks. The results show that the upper bound on the number of $\mathrm{M}_{5}$ IG


Fig. 1. The Boolean network of Example 1, $x_{4}=x_{2} \oplus x_{3}$ and $x_{5}=x_{1} \vee x_{4}$. gates for representing 4 -variable functions is 5 with a depth of 5 levels. The proposed method is used to synthesize arithmetic benchmark suites [8]. On average, our method achieves $10.4 \%$ improvement on size and $11.4 \%$ on depth as compared to the exact synthesis using Majority-Inverter Graphs (MIGs) [5] as the underlying data structure. The size and depth improvement are promising for an efficient nanotechnology circuit design with better figures of merit of area and performance.

## II. Background

## A. Boolean Functions and Networks

The functions considered in this paper are completely specified Boolean functions $f: \mathbb{B}^{n} \rightarrow \mathbb{B}$, and $\mathbb{B} \in\{0,1\}$. Given a set of Boolean variables $X=\left\{x_{1}, \ldots, x_{n}\right\}$, a function $f(X)$ can be represented by its truth table which is a $2^{n}$ size bitstring $f=\left(b_{2^{n}-1} \ldots b_{0}\right)$, where $b_{i}, i \in\left[0,2^{n}-1\right]$ is the bit position in the truth table.
Example 1. The truth table of the function $x_{1} \vee\left(x_{2} \oplus x_{3}\right)$ can be represented in either $f=(10111110)_{2}$ or Oxbe in hexadecimal form.

A Boolean network is a directed acyclic graph (DAG) with nodes corresponding to Boolean functions and edges corresponding to wires connecting the nodes [9]. Mathematically, given a function of $n$ inputs $x_{1}, \ldots, x_{n}$, a Boolean network is a sequence of gates $\left(x_{n+1}, \ldots, x_{n+r}\right)$ with

$$
\begin{equation*}
x_{i}=x_{j(i)} \circ_{i} x_{k(i)}, \quad \text { for } n+1 \leq i \leq n+r \tag{1}
\end{equation*}
$$

That means the two inputs of each gate $i$ are previous gates or inputs with $j(i)<k(i)<i$ using $\circ_{i}$, which is one of the 16 binary operations [10]. The last gate $x_{n+r}$ is the network's output for single-output functions, while each gate could potentially be an output for multi-output networks. The Boolean network of Example 1 is shown in Fig. 1. A Boolean function $f$ is called normal if $f(0, \ldots, 0)=0$. A Boolean
network represents a normal function if all of its gate functions are normal.

## B. Majority-Based Logic Synthesis

The $\mathrm{M}_{3}$ function $f$ over three Boolean variables $a, b$, and $c$ is denoted by $f=\langle a b c\rangle$, which can be expressed in both disjunctive and conjunctive normal forms (CNFs).

$$
\begin{equation*}
f=a b \vee a c \vee b c=(a \vee b)(a \vee c)(b \vee c) \tag{2}
\end{equation*}
$$

By setting any variable to constant 0 and 1 , one can obtain the conjunction and disjunction of the other two variables, respectively. The MIGs are logic representations that use only $\mathrm{M}_{3}$ and inverters as basic primitives. The axiomatic system for the MIG Boolean algebra makes MIG-based representations extremely competitive at logic rewriting.

In terms of $\mathrm{M}_{5}$ logic function over five Boolean variables $a, b, c, d, e$,

$$
\begin{align*}
\langle a b c d e\rangle= & a b c \vee a b d \vee a b e \vee a c d \vee a c e \vee \\
& a d e \vee b c d \vee b c e \vee b d e \vee c d e \tag{3}
\end{align*}
$$

However, it can be expressed in terms of $\mathrm{M}_{3}$, which resulted in an optimal depth expression using $\mathrm{M}_{3}$-based exact synthesis [2].

$$
\begin{equation*}
\langle a b c d e\rangle=\langle a\langle b c d\rangle\langle\langle a b c\rangle d e\rangle\rangle \tag{4}
\end{equation*}
$$

The optimization opportunities arise by applying the identity from right to left in a MIG, in which the depth can be reduced by 2 and the number of nodes can be reduced by 3 in the respective subcircuit.

## III. SAT Based Exact Synthesis

In this Section, we first demonstrate the SAT formulation proposed by Knuth to find an area-optimal normal network. Then we propose our encoding method for $\mathrm{M}_{5}$ operators.

## A. Knuth's Algorithm

Knuth's algorithm aims to find a normal Boolean network, or Boolean chains, using 2 -input gates. It was inspired by the work of Kojevnikov [11] et al. and Éen [12]. Recently, the SAT formulation was extended for combinational delay optimization [13] and logic synthesis applications with complex constraints [14].

1) Variables: For $1 \leq h \leq m, n<i \leq n+r$, and $0<t<$ $2^{n}$, the variables used in the SAT formulation are defined in the following:

$$
\begin{align*}
x_{i t}: & t^{t h} \text { bit of } x_{i} \text { 's truth table } \\
g_{h i}: & {\left[g_{h}=x_{i}\right] }  \tag{5}\\
s_{i j k}: & {\left[x_{i}=x_{i} \circ_{i} x_{k}\right] \text { for } 1 \leq j<k<i } \\
f_{i p q}: & \circ_{i}(p, q) \text { for } 0 \leq p, q \leq 1, p+q>0
\end{align*}
$$

If $g_{h i}$ is true, it means function $g_{h}$ is represented by gate $x_{i}$. The variable $s_{i j k}$ is a selection variable, which evaluates to true if the two inputs of gate $x_{i}$ are $x_{j}$ and $x_{k}$. Finally, the variable $f_{i p q}$ is true, if the operation of gate $x_{i}$ is true for input assignment $(p, q)$. Note that the method works for normal Boolean functions. If a function is not normal, we invert the
root gate to generate a inverted function for preprocessing. Because the function is normal, which inherently makes each gate maps $(0,0) \mapsto 0$, we discard $x_{i 0}$ and $f_{i 00}$ for all $i$. We refer the reader to [13] for a comprehensive example to show the variables assignment. The defined variables are then constrained by a set of clauses to ensure the network realizes the correct functions.
2) Clauses: Intuitively, if gate $x_{i}$ has two inputs $x_{j}$ and $x_{k}$, and the $t^{t h}$ bit of $x_{i}, x_{j}$, and $x_{k}$ are $a, b$, and $c$, respectively, then the gate $x_{i}$ must operate as $b \circ_{i} c=a$. Thus the main clauses to represent the operation constraints can be written as:

$$
\begin{equation*}
\left(\left(s_{i j k} \wedge\left(x_{i t} \oplus \bar{a}\right) \wedge\left(x_{j t} \oplus \bar{b}\right) \wedge\left(x_{k t} \oplus \bar{c}\right)\right) \mapsto\left(f_{i b c} \oplus \bar{a}\right)\right. \tag{6}
\end{equation*}
$$

Note that $a, b$, and $c$ are constants which are used to set the proper variable polarities. It can be rewritten as CNFs, that is

$$
\begin{equation*}
\left.\left(\bar{s}_{i j k} \vee\left(x_{i t} \oplus a\right) \vee\left(x_{j t} \oplus b\right) \vee\left(x_{k t} \oplus c\right)\right) \vee\left(f_{i b c} \oplus \bar{a}\right)\right) \tag{7}
\end{equation*}
$$

Let $\left(t_{1}, \ldots, t_{n}\right)_{2}$ be the binary encoding of $t$, then the clauses

$$
\begin{equation*}
\left(\bar{g}_{h i} \vee\left(\bar{x}_{i t} \oplus g_{h}\left(t_{1}, \ldots, t_{n}\right)\right)\right) \tag{8}
\end{equation*}
$$

constrain the output values to the gates they point to. Moreover, the constraints $\bigvee_{i=n+1}^{n+r} g_{h i}$ ensure that each output is realized by the network and the constraints $\bigvee_{k=2}^{i-1} \bigvee_{j=1}^{k-1} s_{i j k}$ ensure that each gate has exactly two inputs.

The above-mentioned clauses are essential to make the algorithm work. However, additional constraints can help to reduce the search space for the SAT solver [10]. Especially, a recent work that using DAG topologies to constraint the shape of the network is promising in runtime [3].

## B. Identities of $M_{5}$ Operators

We consider using $\mathrm{M}_{5}$ as logic primitives for the synthesis of Boolean functions. In our case, we make use of $M_{5}$-Inverter Graphs $\left(\mathrm{M}_{5} \mathrm{IG}\right)$ as the underlying data structure for exact synthesis.
Theorem 1. The $M_{5}$ operator can be reduced to $M_{3}$ function if 1) there exists two pair of duplicated inputs, or 2) the two inputs biased to constant inputs 0 and 1.
Proof. Without loss of generality, we assume the two duplicated inputs are $a$ and $b$, then

$$
\begin{equation*}
\langle a a b b c\rangle=\langle a b c\rangle \tag{9}
\end{equation*}
$$

One can obtain the right hand side expression by expanding and simplifying of the left hand side function defined in Equation (3). Also, we assume the five inputs of $\mathrm{M}_{5}$ contains two constant inputs 0 and 1 , while the other three inputs are $a, b$, and $c$, then

$$
\begin{equation*}
\langle 01 a b c\rangle=\langle a b c\rangle \tag{10}
\end{equation*}
$$

The expansion and simplification processes are similar with the proof of Equation (9).

Due to symmetries, one can obtain more identities as follows:

$$
\begin{equation*}
\langle a a b b c\rangle=\langle a a b c c\rangle=\langle a b b c c\rangle=\langle 01 a b c\rangle \tag{11}
\end{equation*}
$$



Fig. 2. A full adder logic network represented by (a) MIG and (b) $\mathrm{M}_{5} \mathrm{IG}$, where the dashed lines indicate the complemented edges. Note that the constant zero input is not shown in (a) as it is not used.

Moreover, as AND and OR operators can be obtained by setting one input of $\mathrm{M}_{3}$ to a constant, in terms of $\mathrm{M}_{5}$ operator, they can also behave as AND and OR by

$$
\begin{gather*}
a \wedge b=\frac{\text { Equation (9) }}{\stackrel{\langle 0 a b\rangle=\langle 00 a a b\rangle}{ }=\langle 010 a b\rangle}  \tag{12}\\
a \vee b=\underbrace{\langle 1 a b\rangle=\langle 11 a a b\rangle=\langle 011 a b\rangle}_{\text {Equation (10) }} \tag{13}
\end{gather*}
$$

## Theorem 2. $M_{5} I G \supset M I G$

Proof. $\mathrm{M}_{5} \mathrm{IG}$ is an extension of MIG, which is a homogeneous logic network with an indegree equal to 5 and each node representing the $\mathrm{M}_{5}$ function. In both $\mathrm{M}_{5}$ IGs and MIGs, the complemented edges represent inverters. A MIG node is always a special case of an $\mathrm{M}_{5} \mathrm{IG}$ node, as can be obtained from Theorem 1. On the other hand, an $\mathrm{M}_{5}$ IG node is never a special case of a MIG node, because of the functionality of the $\mathrm{M}_{5}$ cannot be uniquely realized by $\mathrm{M}_{3}$.

Corollary 1. $M_{5} I G \supset$ And-Inverter Graph (AIG) and $M_{5} I G$ is an universal representation form.

Proof. $\mathrm{M}_{5} \mathrm{IG} \supset \mathrm{MIG} \supset$ AIG, where both MIG and AIG are universal representation forms [5], [15].

Fig. 2 depicts MIG and $\mathrm{M}_{5}$ IG logic networks for a full adder, which can be expressed by

$$
\begin{equation*}
s=a \oplus b \oplus c_{i n} \text { and } c_{o u t}=\left\langle a b c_{i n}\right\rangle \tag{14}
\end{equation*}
$$

Both of the logic networks are optimal representations using the given primitives [6].

A proper set of manipulation tools are essential to handle $\mathrm{M}_{5} \mathrm{IG}$ to automatically reach compact representations. Although an axiomatization system for majority- $n$ logic was presented, how to obtain an effective initial $\mathrm{M}_{5} \mathrm{IG}$ representation has not been addressed. Obviously, exact synthesis using $\mathrm{M}_{5} \mathrm{IG}$ as the underlying data structure can reach a more compact logic network than the method using one-to-one replacement of MIG nodes by $\mathrm{M}_{5} \mathrm{IG}$ nodes.

## C. Encoding of $M_{5}$ Constraints

The variables to encode the truth table and the output gate are the same with Knuth's method. As we constrain the node functionality to be $\mathrm{M}_{5}$, which has five inputs instead of two, the selection variable has extended to be $s_{i J}$ which means the node $i$ has five inputs from the set $J=0, a, b, c, d, e$. To cover all possibilities of 5 -inputs, we allow both constant and duplicated inputs, e.g., both $s_{i 00 a b c}$ and $s_{i a a b b c}$ are valid representations. Given the inputs set $J$, to construct input combinations, we consider following cases of the inputs to cover the ordinary 2-5 individual inputs:

- five inputs: $\langle a b c d e\rangle$ for $\mathrm{M}_{5}$ operation, there is just one case, $\binom{5}{5}=1$.
- four inputs: considering one pair of duplicated inputs of the forms $\langle a a b c d\rangle, \ldots,\langle b c d e e\rangle$, thus there is totally $4 \times$ $\binom{5}{4}$ cases; also in terms of one constant input, there are totally $\binom{5}{4}$ cases of the forms $\langle 0 a b c d\rangle, \ldots,\langle 0 b c d e\rangle$.
- three inputs: considering two constant inputs to build $\mathrm{M}_{3}$ operation, for the forms of $\langle 00 a b c\rangle, \ldots,\langle 00 c d e\rangle$, there are totally $\binom{5}{3}$ cases.
- two inputs: considering two-operands AND and OR operations, for the forms of $\langle 00 a a b\rangle, \ldots,\langle 00 d d e\rangle$, there are totally $\binom{5}{2}$ cases.
Therefore, assume that we are given 5 non-constant inputs and a constant 0 input, the number of required steps to compute the function is 1 , then we need

$$
\begin{equation*}
\binom{5}{5}+5 \times\binom{ 5}{4}+\binom{5}{3}+\binom{5}{2}=46 \tag{15}
\end{equation*}
$$

selection variables. Generally, suppose we are given $n_{i n}$ nonconstant inputs and a constant 0 input, the number of required steps to compute the function is $n_{r e q}$, and $n_{t}=n_{i n}+n_{r e q}-1$, then we need

$$
\begin{equation*}
\binom{n_{t}}{5}+5 \times\binom{ n_{t}}{4}+\binom{n_{t}}{3}+\binom{n_{t}}{2} \tag{16}
\end{equation*}
$$

selection variables to encode SAT formulation.
Since the majority function is self-dual, which is $\overline{\langle a b c d e\rangle}=\langle\bar{a} \bar{b} \bar{c} \bar{d} \bar{e}\rangle$, we only consider the following 16 cases, while the other 16 cases can be obtained by inverting the function outputs.

| $\langle a b c d e\rangle$ | $\langle\bar{a} b c d e\rangle$ | $\langle a \bar{b} c d e\rangle$ | $\langle a b \bar{c} d e\rangle$ |
| :--- | :--- | :--- | :--- |
| $\langle a b c \bar{d} \bar{e}\rangle$ | $\langle a b c d \bar{e}\rangle$ | $\langle\bar{a} \bar{b} c d e\rangle$ | $\langle\bar{a} b \bar{c} d e\rangle$ |
| $\langle\bar{a} b c \bar{d} e\rangle$ | $\langle\bar{a} b c d \bar{e}\rangle$ | $\langle a \bar{b} \bar{c} d e\rangle$ | $\langle a \bar{c} c \bar{d} e\rangle$ |
| $\langle a \bar{b} c d \bar{e}\rangle$ | $\langle a b \bar{c} \bar{d} e\rangle$ | $\langle a b \bar{c} d \bar{e}\rangle$ | $\langle a b c \bar{d} \bar{e}\rangle$ |

Knuth's method use variables $f_{i p q}$ to indicate the operations for gate $x_{i}$ under the input assignment $(p, q)$, thus the $f_{i p q}$ allow for a representation of all $2^{2^{2}}=16$ normal 2-input functions. In our scenario, this number will dramatically increase to $2^{2^{5}}$ normal 5-input functions. Therefore, we use symbolic encoding method to represent all $16 \mathrm{M}_{5}$ functions. The operation variable for step $r$ is encoded as $o_{r 1}, \ldots, o_{r 16}$, we need add additional two clauses.

- Clause $\bigvee_{w=1}^{16} o_{r w}$ ensure that each step should realize at least one of the 16 operations.
- For each selection variable and all input combinations from ( 00000 ) to (11111), we check the output of all the 16 operations to add consistency constraints to ensure the operations compute the correct functions. For example, suppose the selection variable $s_{i a b c d e}$, and the input combination is (10000), then we can check $o_{r 1}=\langle a b c d e\rangle$ outputs 0 , while $o_{r 16}=\langle a b c \bar{d} \bar{e}\rangle$ outputs 1 . One can verify that the output offset is $\left\{o_{r 1}, \ldots, o_{r 10}\right\}$ and the onset is $\left\{o_{r 11}, \ldots, o_{r 16}\right\}$. Thus the clause is added as follows.

$$
\begin{align*}
& \bar{s}_{i a b c d e} \vee \bar{x}_{i t} \vee o_{r 11} \vee \ldots \vee o_{r 16} \\
& \bar{s}_{i a b c d e} \vee \bar{x}_{i t} \vee \bar{o}_{r 1} \\
& \ldots  \tag{17}\\
& \bar{s}_{i a b c d e} \vee \bar{x}_{i t} \vee \bar{o}_{r 10} \\
& \bar{s}_{i a b c d e} \vee x_{i t} \vee o_{r 1} \vee \ldots \vee o_{r 10} \\
& \bar{s}_{i a b c d e} \vee x_{i t} \vee \bar{o}_{r 11} \\
& \ldots \\
& \bar{s}_{i a b c d e} \vee x_{i t} \vee \bar{o}_{r 16}
\end{align*}
$$

Therefore, the Knuth's method can be extended to solve exact synthesis of Boolean functions using $\mathrm{M}_{5}$ operators.

Given a Boolean function, we start the exact synthesis algorithm by trying to find a solution using $r=1$ gate. If one solution is found, it returns an $\mathrm{M}_{5} \mathrm{IG}$; otherwise, the algorithm increases the number of gates $r$ to restart encoding and solving until the upper bound is reached, which ensures the algorithm find the logic network with an optimal number of gates.

## IV. Experiments

The proposed exact synthesis method is implemented in C++ based on EPFL open source logic synthesis libraries [16]. All experiments were conducted on an Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$ CPU E52650 v 4 @ 2.20 GHz . The results are verified by simulating the truth tables to ensure correctness.

## A. Evaluations on 4-variable Boolean Functions

Two Boolean functions $f$ and $g$ are NPN-equivalent if $f$ can be obtained from $g$ by negating inputs, permuting inputs, or negating the output. All 4-input Boolean functions can be classified into only 222 NPN representatives. We implemented our exact synthesis algorithm to all 222 NPN classes. The results show the most expensive function $f=a \oplus b \oplus c \oplus d$ requires $5 \mathrm{M}_{5} \mathrm{IG}$ nodes with a depth of 5 levels instead of 7 MIG nodes with a depth of 6 levels [2]. Therefore, we can obtain advantages on both size and depth of the logic network. The expressions of $f$ are shown as follows.

$$
\begin{array}{ll}
x_{1}=\langle\overline{0} 0 a \bar{b} c\rangle & x_{2}=\left\langle\bar{a} b \bar{c} x_{1} x_{1}\right\rangle \\
x_{3}=\left\langle 00 \bar{d} \bar{d} x_{2}\right\rangle & x_{4}=\left\langle b \bar{c} x_{1} x_{3} x_{3}\right\rangle \\
x_{5}=\left\langle\overline{0} d \bar{x}_{2} x_{3} x_{4}\right\rangle & f=x_{5}
\end{array}
$$

The computation time for all these functions is around 8 hours, which indicate 2 minutes are required on average for each function. However, the computation time can be improved using modern SAT encoding techniques such as counterexample guided abstraction refinement. The prior knowledge about the Boolean functions structures by decomposition is also helpful for SAT solving.

TABLE I
Comparing MIG and M5IG size/depth optimization

| Benchmark | I/O | MIG [2] |  | M $_{5}$ IG |  |
| :--- | ---: | ---: | ---: | :---: | :---: |
|  |  | Size | Depth | Size | Depth |
| Adder | $256 / 129$ | 512 | 130 | $\mathbf{3 8 6}$ | $\mathbf{1 2 9}$ |
| Barrel shifter | $135 / 128$ | 3238 | 14 | $\mathbf{2 4 9 6}$ | 14 |
| Divisor | $128 / 128$ | 44331 | 4381 | 47147 | $\mathbf{4 2 3 1}$ |
| Hypotenuse | $256 / 128$ | 160678 | 9518 | $\mathbf{1 4 1 8 5 0}$ | $\mathbf{9 3 3 4}$ |
| Log2 | $32 / 32$ | 27645 | 383 | $\mathbf{2 2 3 1 4}$ | $\mathbf{3 3 8}$ |
| Max | $512 / 130$ | 2535 | 294 | $\mathbf{2 3 0 2}$ | $\mathbf{2 3 7}$ |
| Multiplier | $128 / 128$ | 22720 | 188 | $\mathbf{1 9 3 6 2}$ | $\mathbf{1 8 6}$ |
| Sine | $24 / 25$ | 4768 | 169 | $\mathbf{3 8 2 2}$ | $\mathbf{1 5 7}$ |
| Square-root | $128 / 64$ | 19746 | 6043 | $\mathbf{1 6 9 7 2}$ | $\mathbf{4 0 9 7}$ |
| Square | $64 / 128$ | 15670 | 156 | $\mathbf{1 3 8 5 5}$ | $\mathbf{1 2 9}$ |
| Average: |  | 30184 | 2128 | $\mathbf{2 7 0 5 1}$ | $\mathbf{1 8 8 5}$ |
|  |  |  | $\mathbf{( 1 0 . 4 \%} \downarrow)$ | $\mathbf{( 1 1 . 4 \%} \downarrow)$ |  |
| Geomean: |  |  | 2201 | $\mathbf{1 9 2 9}(\mathbf{1 2 . 4 \%} \downarrow)$ |  |

## B. Evaluations on EPFL Combinational Benchmarks

To apply our method to large circuits, we conduct experiments on 10 EPFL arithmetic combinational benchmarks. We first apply LUT mapping on all circuits to map the network into $k$-LUTs. Each LUT represents a $k$-variable Boolean function, which serves as the input of our exact synthesis. Since all 4-variable functions only have 222 NPN classes and the optimal $\mathrm{M}_{5}$ IG logic networks are precomputed, we set $k=4$ to replace each LUT with optimum networks and finally merge them together to construct an optimized, functionally equivalent logic network.

The results are shown in Table I, in which the information of the benchmark name, primary inputs/outputs (I/O) are listed in the first two columns. For comparison, we compare the method with exact synthesis using MIG as the underlying data structures [2]. On average, our method can achieve 10.4\% improvement on size while $11.4 \%$ on depth. After computing the geometric mean over the sizes and depths, the proposed method performs $12.4 \%$ better than MIG. In terms of size, 9 out of 10 benchmarks are optimized except circuit Divisor. The main reason is our method require at least 5 -variable inputs, for these function less than 5, we first extend them to 5 -inputs. Thus, if the LUT mapping generates too many functions with a small number of variables, it may result in performance deterioration. In terms of depth, 9 out of 10 benchmarks achieve improvement while circuit Barrel shifter got exactly the same depth.

## V. Conclusion

Majority-based logic synthesis is promising for both traditional and emerging digital circuit designs. Most current synthesis algorithm using $\mathrm{M}_{3}$ as logic primitive since it is simple and comprehensively studied. In this paper, we presented an exact synthesis method to represent Boolean functions in $\mathrm{M}_{5}$ forms. The experimental results on EPFL benchmark suites show that we obtain $10.4 \%$ improvement on size and $11.4 \%$ on depth compared to the method based on $\mathrm{M}_{3}$.

## Acknowledgment

This research was partly supported by NSF China (61871242) and by Zhejiang Provincial NSF (Y19F040013).

## REFERENCES

[1] I. Amlani, A. O. Orlov, G. Toth, G. H. Bernstein, C. S. Lent, and G. L. Snider, "Digital logic gate using quantum-dot cellular automata," Science, vol. 284, no. 5412, pp. 289-291, 1999.
[2] M. Soeken, L. G. Amaru, P.-E. Gaillardon, and G. De Micheli, "Exact synthesis of majority-inverter graphs and its applications," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1842-1855, 2017.
[3] W. Haaswijk, A. Mishchenko, M. Soeken, and G. De Micheli, "SAT based exact synthesis using DAG topology families," in Desgin Automation Conference (DAC), 2018.
[4] L. Amarù, P.-E. Gaillardon, and G. De Micheli, "Majority-inverter graph: A novel data-structure and algorithms for efficient logic optimization," in Design Automation Conference (DAC), 2014, pp. 1-6.
[5] -_, "Majority-inverter graph: A new paradigm for logic optimization," IEEE Trans on Computer-aided Design of Integrated Circuits and Systems, vol. 35, no. 5, pp. 806-819, 2016.
[6] L. Amaru, P.-E. Gaillardon, A. Chattopadhyay, and G. De Micheli, "A sound and complete axiomatization of majority-n logic," IEEE Transactions on Computers, vol. 65, no. 9, pp. 2889-2895, 2016
[7] K. Navi, S. Sayedsalehi, R. Farazkish, and M. R. Azghadi, "Five-input majority gate, a new device for quantum-dot cellular automata," Journal of Computational and Theoretical Nanoscience, vol. 7, no. 8, pp. 15461553, 2010.
[8] L. Amarú, P.-E. Gaillardon, and G. De Micheli, "The EPFL combinational benchmark suite," in International Workshop on Logic and Synthesis (IWLS), 2015, pp. 57-61.
[9] A. Mishchenko and R. Brayton, "Integrating an AIG package, simulator, and SAT solver," in International Workshop on Logic and Synthesis (IWLS), 2018, pp. 11-16.
[10] D. E. Knuth, The Art of Computer Programming, Volume 4, Fascicle 6: Satisfiability. Massachusetts: Addison-Wesley, 2015.
[11] A. Kojevnikov, A. S. Kulikov, and G. Yaroslavtsev, "Finding efficient circuits using SAT-solvers," in International Conference on Theory and Applications of Satisfiability Testing (SAT), 2009, pp. 32-44.
[12] N. Eén, "Practical SAT-a tutorial on applied satisfiability solving," Slides of invited talk at Formal Methods in Computer-Aided Design (FMCAD), 2007.
[13] M. Soeken, G. De Micheli, and A. Mishchenko, "Busy man's synthesis: Combinational delay optimization with SAT," in Proceedings of the Design, Automation \& Test in Europe (DATE), 2017, pp. 830-835.
[14] E. Testa, M. Soeken, O. Zografos, F. Catthoor, and G. De Micheli, "Exact synthesis for logic synthesis applications with complex constraints," in International Workshop on Logic and Synthesis (IWLS), 2017, pp. 21-27.
[15] R. Brayton and A. Mishchenko, "ABC: An academic industrial-strength verification tool," in International Conference on Computer-Aided Verification (CAV). Springer, 2010, pp. 24-40
[16] M. Soeken, H. Riener, W. Haaswijk, and G. De Micheli, "The EPFL logic synthesis libraries," International Workshop on Logic and Synthesis (IWLS), pre-print available at arXiv:1805.05121, 2018.

